REMARKS

Reconsideration of this application, in view of the foregoing amendments and the following remarks, is respectfully requested.

Claim Objections

Claim 7 is objected to because of certain informalities. Calim 7 has been amended to remove informalities.

Claim Rejections under 35 USC § 102

Claims 1, 3, 4, 6-9, 11, and 13 are rejected under 35 U.S.C. 102(b) as being fully anticipated by Nadeau-Dostie et al. US Pat no. 6442722 BI. Applicants respectfully traverse these rejections.

To anticipate a claim, the reference must teach each and every limitation of the claim. As to claim 1, Nadeau-Dostie et al. does not teach each and every limitation of the claim.

The Examiner has cited figure 4 and col. 6, lines 30-33 as teaching ScanEnableHS signal as the first enable signal as recited in claim 1. Applicants respectfully point to the Examiner that actually figure 4 is described in details in col. 11, lines 40-50. A careful reading of this section reveals that ScanEnableHS signal actually corresponds to a clock signal ClockHS which is a composite signal including the main and domain test clocks (*see* col. 11, line 45). Further, the ScanEnableHS signal does not need to be synchronized with the first clock as recited in claim 1. Accordingly, Nadeau-Dostie et al. does not teach each and every limitation of the claims 1 and 9. Accordingly, claims 1, 9, and those depend therefrom are patentably distinguishable from the cited reference.

Similarly, claims 14 and 17 are patentably distinguishable from the cited reference.

Applicant believes this application and the claims herein to be in a condition for allowance. Please charge any additional fees, or credit overpayment to Deposit Account No.

20-0668. Should the Examiner have further inquiry concerning these matters, please contact the below named attorney for Applicant.

Respectfully submitted,

/Abdul Zindani/

Abdul Zindani
Attorney for Applicant
Reg. No. 46,091

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5137